

FIG. 1

08/733831-022007




FIG. 2




FIGURE 3

08733831 0322097







FIGURE 4

FIGURE 5



to memory system

to working registers



APQ head


APQ tail

824

820

810

destination
from memory system



APQ head

APQ tail

824



820

810

data
from memory system

800

↓



APQ head

APQ tail

824

820

810

FIG. 6a)

FIG. 6b)

FIG. 6c)




fig. 1

										logical iterations				memory data	
										0	1	2	3		
1	4	1	0	0	0	0	0	0	0	APLD a0-> APB[0] APLD b0-> APB[1] - - -					
2	3	1	1	4	0	0	0	0	0	APLD a1-> APB[4] APLD b1-> APB[5] - -					APB[0] = a0
3	2	1	2	8	0	0	0	1	1	APMV a0 APMV b0 FMUL -		APLD a2-> APB[8] APLD b2-> APB[9] - - -			APB[1] = b0 APB[4] = a1
4	1	1	2	12	4	0	0	1	1	APMV a1 APMV b1 FMUL -			APLD a3-> APB[12] APLD b3-> APB[13] - - -		APB[5] = b1 APB[8] = a2
5	0	1	2	16	8	0	0	1	0	STORE c0 - - - -		APMV a2 - - - -			APB[12] = a3 APB[9] = b2 APB[13] = b3
6	0	0	3	20	9	0	1	1	0	- - - STORE c1		APMV b2 FMUL -			
7	0	0	2	20	12	0	0	1	1	- - - APMV a3 APMV b3 FMUL -		- - - STORE c2			
8	0	0	1	20	16	0	0	1	1	- - - - - STORE c3		- 			